



Attorney Docket No. ROH-026

# ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

Sir:

With the best three that the thin the

Ų

The thing the time the the thing

Transmitted herewith for filing is the patent application of

Inventor(s): Shigeyuki UEDA

For: SEMICONDUCTOR CHIP AND METHOD OF PRODUCTING THE SAME

Enclosed are:

X	Specification	and	Claim(s).
---	---------------	-----	-----------

- Oath or Declaration (executed).
- An assignment of the invention to ROHM CO., LTD.
- ☐ Copy of \_\_\_\_\_\_ priority application(s).
- ☐ Preliminary Amendment
- Return receipt of postcard.

The fee has been calculated as shown below:

CLAIMS AS I	FILED			
FOR	NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE \$345/\$690
TOTAL			X \$9	
CLAIMS	9-20		\$18	\$
INDEP.			X \$39	
CLAIMS	4-3	1	\$78	\$78
Fee for Multip	<u>le Dependent Claims \$130</u>	/\$260		0
Non-English S	pecification Surcharge \$13	0		\$0
			TOTAL	
			FILING FEE	\$768

	Information Disclosure Statement/1449 and Refs.
	Verified Statement claiming small entity status is enclosed.
X	Charge \$ 768.00 to Deposit Account No. 18-0013 to cover the filing fee and Non-English surcharge. A duplicate copy of this sheet is enclosed.
X	The Commissioner is hereby authorized to charge any fees under 37 C.F.R. 1.16 or 1.17 which may be required during the entire pendency of this application, or to credit any overpayment, to Deposit Account No. 18-0013. A duplicate copy of this sheet is enclosed
	A check in the amount of \$ cover the filing fee is enclosed.
X	Charge \$ 40.00 Deposit Account No. 18-0013 to cover the recordal fee. A duplicate copy of this sheet is enclosed.
X	Applicant's undersigned attorney/agent may be reached by telephone in our Washington D.C. Office at
	(202) 955-3750.
All co	orrespondence should be directed to our below listed address.
Date:	9-28-88 <u>Em Tom</u> 41, 518 Sur Monica Millner

Reg. No. 42,894

RADER, FISHMAN & GRAUER, P.L.L.C 1233 20<sup>th</sup> Street, NW, Suite 501

Washington, DC 20036 Telephone: (202) 955-3750 Facsimile: (202) 955-3751

Customer No. 23353

#### SEMICONDUCTOR CHIP

AND METHOD OF PRODUCING THE SAME BACKGROUND OF THE INVENTION Field of the Invention

The present invention relates to a semiconductor chip and a method of producing the same.

Description of Related Art

Internal wiring in a semiconductor chip is generally composed of aluminum or the like in order to 10 hold down the production cost. The wiring composed of aluminum or the like is subjected to oxidation by moisture. Therefore, a surface of the wiring is covered with a surface protective film composed of silicon nitride, for example. An opening is formed on 15 the surface protective film to expose a part of the wiring, thereby forming a pad for external connection used for connection to an external terminal such as a lead terminal. An end of a wire composed of gold (Au), for example, is made to adhere and connected to the 20 external connection pad, and the other end of the wire is connected to the external terminal, thereby achieving electrical connection between the wiring in the semiconductor chip and the external terminal.

After the wire is connected to the external connection pad, it is preferable that the surface of

the pad is completely covered with the wire. When the adhesion area of the wire on the external connection pad is small, however, the surface of the pad is not completely covered with the wire, so that a part of the pad may remain exposed. Because the pad is composed of aluminum or the like, if the pad is exposed, it may be oxidized by moisture or the like and corroded.

SUMMARY OF THE INVENTION

An object of the present invention is to provide

10 a semiconductor chip in which a pad for external

connection may not be corroded irrespective of a

connected state of a wire and a method of producing the

same.

Another object of the present invention is to provide a semiconductor device having a chip-on-chip structure using the above-mentioned semiconductor chip and a method of producing the same.

A semiconductor chip according to the present invention comprises a surface protective film for covering internal wiring; an external connection pad which is formed by partially exposing the internal wiring from the surface protective film; and a wire connecting portion which is formed using a metal material having oxidation resistance on the external connection pad and to which a wire for electrical

connection to an external terminal is connected.

According to the present invention, the wire connecting portion composed of a metal material having oxidation resistance is formed on the external connection pad. In other words, the surface of the external connection pad is covered with the wire connecting portion composed of the metal material having oxidation resistance. Consequently, the external connection pad is not exposed to the exterior irrespective of a connected state of the wire to the wire connecting portion. Accordingly, the external connection pad may not be oxidized by moisture or the like and corroded.

The semiconductor chip may be overlapped with and
joined to a surface of another solid device (for
example, another semiconductor chip) in a state where
the surface protective film is opposed to a surface of
the solid device. In this case, it is preferable that
the semiconductor chip further comprises an internal
connection (chip connecting pad) which is formed by
partially exposing the internal wiring from the
surface protective film in a portion different from the
external connection pad, and a bump formed in a raised
state on the internal connection pad (chip connecting
pad) using a metal material having oxidation

resistance in order to make electrical connection to the solid device.

Furthermore, in this case, it is preferable that the wire connecting portion is composed of the same 5 material as that for the bump. Consequently, it is possible to form the wire connecting portion at the same step as the bump.

A method of producing a semiconductor device according to the present invention is a method of 10 producing a semiconductor chip which is to be overlapped with and joined to a surface of another solid device (for example, another semiconductor chip), comprising the steps of stacking a surface protective film on internal wiring; forming an opening 15 on the surface protective film to partially expose the internal wiring, to form an external connection pad and an internal connection pad (chip connecting pad); and selectively plating (preferably, plating with a material having oxidation resistance) the external 20 connection pad and the internal connection pad (chip connecting pad), to respectively form a wire connecting portion to which a wire for electrical connection to an external terminal is connected and a bump for electrical connection to the other 25 semiconductor chip.

25

According to the method, the wire connecting portion can be formed at the same step as the bump. Accordingly, the number of steps of producing the semiconductor chip is not increased by providing the wire connecting portion on the external connection pad.

It is preferable that the wire connecting portion is composed of the same material as that for the wire. Consequently, it is possible to improve the adhesive properties of the wire to the wire connecting portion.

The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is an illustrative sectional view showing the schematic structure of a semiconductor device to which a semiconductor chip according to an embodiment of the present invention is applied; and

Fig. 2 is a cross-sectional view showing a part of a primary chip provided in the semiconductor device shown in Fig. 1 in enlarged fashion.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 is an illustrative sectional view showing

25

the schematic structure of a semiconductor device to which a semiconductor chip according to an embodiment of the present invention is applied. The semiconductor device has a so-called chip-on-chip structure, and is constructed by overlapping and joining a secondary chip 2 with and to a surface 11 of a primary chip 1, and containing the primary chip 1 and the secondary chip 2 in a package 3.

The primary chip 1 and the secondary chip 2 are 10 composed of silicon, for example. The surface 11 of the primary chip 1 is a surface, on the side of an active surface layer region where a functional device such as a transistor is formed, of a semiconductor substrate forming a base body of the primary chip 1. 15 forefront of the surface 11 is covered with a surface protective film (not shown) composed of silicon nitride, for example. On the surface protective film, a plurality of wire connecting portions 12 are arranged in the vicinity of its peripheral edge. The wire 20 connecting portion 12 is connected to a lead frame 5 by a bonding wire 4 composed of gold, for example. Further, a plurality of bumps BM for electrical connection to the secondary chip 2 are arranged on the surface 11 of the primary chip 1.

The secondary chip 2 is joined to the primary chip

1 in a so-called face-down method in which a surface 21 of the secondary chip 2 is opposed to the surface 11 of the primary chip 1. The surface 21 of the secondary chip 2 is a surface, on the side of an active 5 surface layer region where a functional device such as a transistor is formed, of a semiconductor substrate forming a base body of the secondary chip 2. forefront of the surface 21 is covered with a surface protective film (not shown) composed of silicon 10 nitride, for example. On the surface protective film, a plurality of bumps BS connected to internal wiring are arranged opposite to the bumps BM on the primary The bumps BS on the secondary chip 2 are respectively connected to the opposite bumps BM on the 15 primary chip 1. Consequently, the secondary chip 2 is supported with predetermined spacing held from the surface 11 of the primary chip 1, and is electrically connected to the primary chip 1.

Fig. 2 is a cross-sectional view showing a part 20 of the primary chip 1 in enlarged fashion. On a semiconductor substrate 13 forming a base body of the primary chip 1, an interlayer insulating film 14 composed of silicon oxide, for example, is formed. Internal wiring 15 composed of aluminum, for example, 25 is disposed on the interlayer insulating film 14.

Surfaces of the interlayser insulating film 14 and the internal wiring 15 are covered with a surface protective film 16 composed of silicon nitride, for example. Openings 17A and 17B are formed on the surface protective film 16 to partially expose the internal wiring 15 from the surface protective film 16, thereby respectively forming an inter-chip connecting pad 15A and a pad for external connection 15B.

On the inter-chip connecting pad 15A formed in the opening 17A, the bump BM composed of a metal having oxidation resistance is formed in a raised state. On the other hand, the external connection pad 15B is formed at a peripheral edge of the primary chip 1. On the external connection pad 15B, the wire connecting portion 12 for connecting the bonding wire 4 (see Fig. 1) is formed in a raised state using a metal having oxidation resistance.

Examples of the metal having oxidation resistance composing the bump BM and the wire connecting portion 12 include gold, platinum, silver, palladium, and iridium. Particularly, gold is preferably used. It is preferable that the wire connecting portion 12 is composed of the same material as that for the bonding wire 4. Consequently, it is possible to improve the adhesive properties of the

bonding wire 4 to the wire connecting portion 12.

Furthermore, the bump BM and the wire connecting portion 12 can be formed at the same step using the same material. For example, the openings 17A and 17B are 5 formed on the surface protective film 16, and a seed film is then formed on the surface protective film 16 having the openings 17A and 17B formed thereon. pattern of a resist film having openings corresponding to the inter-chip connecting pad 15A (the opening 17A) 10 and the external connection pad 15B (the opening 17B) is formed on the seed film, followed by plating with a material for the bump BM and the wire connecting portion 12. Thereafter, the resist film on the seed film is removed, and the seed film exposed by removing 15 the resist film is then removed. Consequently, the bump BM and the wire connecting portion 12 can be respectively obtained on the inter-chip connecting pad 15A and the external connection pad 15B.

As described in the foregoing, according to the present embodiment, the wire connecting portion 12 composed of a metal material having oxidation resistance is formed in a raised state on the external connection pad 15B (wiring 15). In other words, a surface of the external connection pad 15B is covered with the wire connecting portion 12 composed of the

metal material having oxidation resistance. The bonding wire for electrical connection to the lead frame 5 is welded to the wire connecting portion 12. Consequently, the external connection pad 15B is not exposed to the exterior irrespective of a connected state of the bonding wire 4 to the wire connecting portion 12. Accordingly, the external connection pad 15B may not be oxidized by moisture or the like and corroded.

10 Furthermore, the wire connecting portion 12 can be formed at the same step as the bump BM by using the same material as that for the bump BM. Even though the wire connecting portion 12 is provided, therefore, the number of steps of producing the primary chip 1 is not increased. However, the bump BM and the wire connecting portion 12 may be respectively composed of different materials. In this case, the wire connecting portion 12 is formed at a step different from the bump BM.

20 Although description has been made of an embodiment of the present invention, the present invention can be embodied in another embodiment.

Although both the primary chip 1 and the secondary chip 2 are chips composed of silicon, for example, they may 25 be semiconductor chips using another arbitrary

semiconductor material such as a compound semiconductor (for example, a gallium arsenic semiconductor) or a germanium semiconductor in addition to silicon. In this case, a semiconductor material for the primary chip 1 and a semiconductor material for the secondary chip 2 may be the same or different from each other.

Although in the above-mentioned embodiment, the semiconductor device having a chip-on-chip structure is taken as an example, the semiconductor chip according to the present invention is widely applicable to a semiconductor device having a structure other than the chip-on-chip structure.

Although the present invention has been

15 described and illustrated in detail, it is clearly
understood that the same is by way of illustration and
example only and is not to be taken by way of
limitation, the spirit and scope of the present
invention being limited only by the terms of the

20 appended claims.

The application is based on Japanese Patent Application Serial No. 11-265744 filed with the Japanese Patent Office on September 20, 1999, the content of which is incorporated hereinto by reference.

What is Claimed is:

1. A semiconductor chip, comprising:

a surface protective film for covering internal wiring;

an external connection pad which is formed by partially exposing said internal wiring from the surface protective film; and

a wire connecting portion which is formed using a metal material having oxidation resistance on the external connection pad and to which a wire for electrical connection to an external terminal is connected.

2. The semiconductor chip according to claim 1, wherein

said semiconductor chip is overlapped with and joined to a surface of another solid device in a state where said surface protective film is opposed to a surface of the solid device.

The semiconductor chip according to claim 2,
 further comprising

an internal connection pad which is formed by partially exposing said internal wiring from said surface protective film in a portion different from said external connection pad, and

a bump formed in a raised state on the internal

connection pad using a metal material having oxidation resistance in order to make electrical connection to said solid device.

4. The semiconductor chip according to claim 2, 5 wherein

said solid device includes another semiconductor chip.

- 5. The semiconductor chip according to claim 1, wherein
- said wire connecting portion is composed of the same material as that for said bump.
  - 6. A semiconductor device having a chip-on-chip structure in which a secondary chip is overlapped with and joined to a surface of a primary chip, wherein said primary chip comprises

a surface protective film for covering internal wiring,

an external connection pad formed by partially exposing the internal wiring from the surface

20 protective film,

a wire connecting portion which is formed using a metal material having oxidation resistance on the external connection pad and to which a wire for electrical connection to an external terminal is connected,

an internal connection pad which is formed by partially exposing said internal wiring from said surface protective film in a portion different from said external connection pad, and

- a bump which is formed in a raised state on the internal connection pad using a metal material having oxidation resistance for electrically connecting the primary chip and the secondary chip.
- 7. The semiconductor device according to claim 10 6, wherein

said wire connecting portion is composed of the same material as that for said bump.

8. A method of producing a semiconductor chip which is to be overlapped with and joined to a surface of another solid device, comprising the steps of:

stacking a surface protective film on internal wiring;

forming an opening on the surface protective film to partially expose said internal wiring, to form an external connection pad and an internal connection pad; and

selectively plating said external connection pad and the internal connection pad, to respectively form a wire connecting portion to which a wire for electrical connection to an external terminal is

connected and a bump for electrical connection to the other solid device.

9. A method of producing a semiconductor device having a chip-on-chip structure in which a secondary chip is overlapped with and joined to a surface of a primary chip, comprising the steps of:

stacking a surface protective film on internal wiring in the primary chip;

forming an opening on said surface protective

10 film to partially expose said internal wiring, to form
an external connection and an internal connection;

and

selectively plating said external connection pad and the internal connection pad, to respectively form

15 a wire connecting portion to which a wire for electrical connection to an external terminal is connected and a bump for electrical connection to said secondary chip; and

joining the primary chip and the secondary chip to each other through said bump.


15


#### ABSTRACT OF THE DISCLOSURE

A semiconductor chip which is to be overlapped with and joined to a surface of another solid device. The semiconductor chip has a surface protective film for covering internal wiring, an external connection pad which is formed by partially exposing the internal wiring from the surface protective film, and a wire connecting portion which is formed using a metal material having oxidation resistance on the external connection pad and to which a wire for electrical connection to an external terminal is connected. It is preferable that the semiconductor chip further has an internal connection pad used for connection to the solid device and a bump formed on the pad.

16

FIG.1





Declaration and Power of Attorney For Patent Application

# 特許出願宣言書及び委任状

Japanese Language Declaration

## 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。	As a below named inventor, I hereby declare that:
私の住所、私書箱、国籍は下記の私の氏名の後に記載され た通りです。	My residence, post office address and citizenship are as stated next to my name.
下記の名称の発明に関して請求範囲に記載され、特許出頭 している発明内容について、私が最初かつ唯一の発明者(下 記の氏名が一つの場合)もしくは最初かつ共同発明者である と(下記の名称が複数の場合)信じています。	
·	SEMICONDUCTOR CHIP AND METHOD OF
	PRODUCING THE SAME
上記発明の明細書(下記の欄で×印がついていない場合は、本書に添付)は、  □月日に提出され、米国出顧番号または特許協定条約 国際出願番号をとし、 (該当する場合) に訂正されました。	the specification of which is attached hereto unless the following box is checked:  was filed on
本書に添付)は、	box is checked:  was filed on as United States Application Number or PCT International Application Number and was amended on

Page 1 of 3

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the Individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Patents and Trademarks, Washington, DC 20231.

### Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条 (b)項に基き下記の、米国以外の国の少なくとも一方国を指令1.Tb)ス整数格力の約2.6.5(2)項に並ぶく国際中華

£Ħ IT ĮĦ ΞĦ

fU

I hereby claim foreign priority under Title 35, United States Code. Section 119(a)-(d) or 365(b) of any foreign application(s) for natent or inventor's certificate, or 365(a) of any PCT inter-

定している特許協力系約3630 は外国での特許出願もしくは発り 優先権をここに主張するととも 本出願の前に出願された特許ま 下に、枠内をマークすることで、	明者証の出庭について外国 こ、優先権を主張している、 たは発明者証の外国出顧を以	national application which designated other than the United States, listed identified below, by checking the box, for petent or inventor's certificate, or PCT having a filing date before that of the applic claimed.	at least one country below and have also any foreign application International application olication on which priority
Prior Foreign Application(s) 外国での先行出願			Priority Claimed 優先権主張
11-265744	Japan	20/09/1999	
(Number) (番号)	(Country) (图名)	(Day/Month/Year Filed) (出顧年月日)	Yes No ない いいえ
(Number) (番号)	(Country) (因名)	(Day/Month/Year Filed) (出頭年月日)	_ □ □ □ Yes No はい いいえ
私は、第35編米園法典第1 国特許出願規定に記載された権		I hereby claim the benefit under Title Section 119(e) of any United States prolisted below.	35, United States Code, rovisional application(s)
(Application No.) (出頭 <del>容号</del> )	(Filing Date) (出題日)	(Application No.) (出頭番号)	(Filing Date) (出願日)
私は、下配の米国法典第35 国特許出願に記載された権利、 協力条約365条(c)に萎づくれた、本出願の各請求範囲の内容 第1項又は特許協力条約かで規定 許出願に開示されていない限り 以降で本出願舎の日本国内また での期間中に入手された、連邦 で定義された特許資格の有無に 示義務があることを認識してい	又は米国を指定している特許 を利をことに主張します。ま が米国法典第35編112条 された方法で先行する米国特 、その先行米国出願者提出日 は特許協力条約国際提出日ま 規則法典第37編1条56項 関する重要な情報について開	I hereby claim the benefit under Title Section 120 of any United States application 120 of any United States application designalisted below and, insofar as the subject daims of this application is not discontained to the supplication of the states of PCT International application by the first paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge the duty to discontain the paragraph of Title 35, Unit 112, I acknowledge th	ation(s), or 365(c) of any ating the United States, to matter of each of the closed in the prior United in the manner provided ed States Code Section as e Information which is little 37, Code of Federal me available between the
(Application No.) (出颠番号)	(Filing Date) (出願日)	(Status: Patented, Pending (現況:特許許可済、係属。	<sub>7</sub> , Abandoned) 中、放棄济)
(ApplicationNo.) (出題番号)	(Filling Date) (出願日)	(Status: Patented, Pending (現況:特許許可済、係属:	

の両方により処罰されること、そしてそのような故意による く宜言を致します。

私は、私自身の知識に基づいて本宣言書中で私が行なう表 I hereby declare that all statements made herein of my own 明が真実であり、かつ私の入手した情報と私の信じるところ knowledge are true and that all statements made on information に基づく表明が全て真実であると悟じていること、さらに故 and belief are believed to be true; and further that these 意になされた虚偽の表明及びそれと同等の行為は米国法典第 statements were made with the knowledge that willful false 1 8 編第 1 0 0 1 条に基づき、罰金または拘禁、もしくはそ statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the 虚偽の声明を行なえば、出願した、又は既に許可された特許 United States Code and that such willful false statements may の有効性が失われることを認識し、よってここに上記のごと jeopardize the validity of the application or any patent issued thereon.

0747-1

PTO/SB/106(8-96) Approved for use through 9/30/98 OMB 0551-0032 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1985, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# Japanese Language Declaration (日本語宣言書)

人の氏名及び登録番号を明記のこと)

委任状: 私は下記の発明者として、本出頭に関する一切の POWER OF ATTORNEY: As a named inventor, I hereby appoint 手続きを米特許商標局に対して遂行する弁理士または代理人 the following attorney(s) and/or agent(s) to prosecute this として、下記の者を指名いたします。(弁護士、または代理 application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number).

は政権がでの記りこと	1	Lin 1941 Barren	42,314
Ronald P. Kananen	24,104	. David L. Benson	33,356
John E. McGarry	22,360	Joel E. Bair	1 - ,
H. Lawrence Smith	24,900	Richard D. Grauer	22,388
Ralph T. Rader	28,772	Michael D. Fishman	31,951
Joseph V. Coppola, Sr.	33,373	Mark A. Davis	37,118
Michael B. Stewart	36,018	Stefan V. Chemielewski	39,914
•	33,949	Annette R. Carrothers	40,548
Shmuel Livnat	40.326	Kristin L. Murphy	41,212
Steven L. Nichols	40,610	Christoper M. Tanner	41,518
Glenn E. Forbis		Paul D. Amrozowicz	45.264
Kevin D. Rutherford	40,412	G. Thomas Williams	42,228
Alexander D. Rabinovich	37,425	John W. Rees	38,278
Matthew J. Russo	41,282	JOHN W. Kees	20,270
Monica Millner	42,894	·	1

春類送付先

Monica Millner

Rader, Fishman & Grauer PLLC 1233 20th Street, N.W. Suite 501

Washington, D.C. 20036

Send Correspondence to:

Monica Millner

Rader, Fishman & Grauer PLLC 1233 20th Street, N.W. Suite 501

Washington, D.C. 20036

直接電話連絡先:

(名前及び電話番号)

(202) 955-3750 Telephone: (202) 955-3751 Facsimile:

Direct Telephone Calls to: (name and telephone number)

Telephone: (202) 955-3750 (202) 955-3751 Facsimile:

唯一主たは第一発明者名		Full name of sole or first inventor Shigeyuki UEDA
発明者の署名	日付	Inventor'ssignature (1) Inventor'ssignature (1) Inventor'ssignature (1) Inventor's signature (1)
住所		Residence ( ) Kyoto, Japan
国鋒		. Citizenship Japan
私書箱		Post Office Address <sub>C</sub> /o ROHM CO., LTD., 21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan
第二共同発明者		Full name of second Joint inventor, If any
第二共同発明者の署名	日村	Second inventor's signature Date
		Residence
国籍		Citizenship
私書箱		Post Office Address

(第三以降の共同発明者についても同様に記載し、署名をす (Supply similar information and signature for third and subsequesnt joint inventors.) ること)